SystemVerilog

SystemVerilog

SystemVerilog

  • an extension of the Verilog language which is primarily intended for FPGA verification